

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/750,526	12/31/2003	Joseph Maggiolino	IR-2652 REISSUE (2-3829)	1324
7590 04/21/2005			EXAMINER	
James A Finder			TRA, ANH QUAN	
Ostrolenk Faber	r Gerb & Soffen LLP			
1180 Avenue of the Americas New York, NY 10036-8403			ART UNIT	PAPER NUMBER
			2816	
			DATE MAILED: 04/21/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
Office Action Summer	10/750,526	MAGGIOLINO, JOSEPH			
Office Action Summary	Examiner	Art Unit			
	Quan Tra	2816			
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet with t	the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REI THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state that three months after the material patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply reply within the statutory minimum of thirty (30 iod will apply and will expire SIX (6) MONTHS atute, cause the application to become ABANI	be timely filed O) days will be considered timely. From the mailing date of this communication. DONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 31	1 December 2003.				
2a)☐ This action is FINAL . 2b)☒ T	his action is non-final.				
3) Since this application is in condition for allow closed in accordance with the practice under the practice under the practice.		•			
Disposition of Claims	, ;				
4) ☐ Claim(s) 1-4 is/are pending in the application 4a) Of the above claim(s) is/are without 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-4 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	drawn from consideration.				
Application Papers		•			
9)☐ The specification is objected to by the Exam	iner.				
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
Applicant may not request that any objection to t					
Replacement drawing sheet(s) including the con		• • • • • • • • • • • • • • • • • • • •			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bur * See the attached detailed Office action for a light service.	ents have been received. ents have been received in Appleriority documents have been received (PCT Rule 17.2(a)).	ication No ceived in this National Stage			
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Sum	mary (PTO-413) ail Date			
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date		all Date mal Patent Application (PTO-152)			

Application/Control Number: 10/750,526

Art Unit: 2816

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parry et al. (USP 6215435) in view of Okada (JP 10233636).

As to claim 1, Parry et al. discloses in figure 5A a circuit comprising: an amplifier (50) for receiving and amplifying a differential analog input signal at a high voltage level containing current sense information; a pulse width modulator circuit (56, 58) for converting the differential analog input signal to a pulse width modulated signal at the high voltage level; a level shifter circuit (53, the p-transistors, and the resistors) for converting the pulse width modulated signal from high voltage level to a low voltage level (output of the transistors and resistors). Thus, figure 5A shows all limitations of the claim except for "the amplifier circuit includes a circuit to minimize inherent temperature offset drift". However, Okada's figure 1 shows an amplifier (1) having circuit (2) to minimize inherent temperature offset drift". Therefore, it would have been obvious to one having ordinary skill in the art to use Okada's amplifier 1 for Parry et al.'s amplifier 50 for the purpose of improving the circuit performance.

As to claim 2, Okada's figure 3 shows that the circuit to minimize inherent temperature offset drift comprises a pair of mirrored MOSFETs (Tr2, Tr3), such that the circuit has an offset

Application/Control Number: 10/750,526

Art Unit: 2816

voltage which is equal to the difference between the gate-to-source voltage of the MOSFETs and remains constant over temperature variations.

As to claim 3, the modified Parry et al.'s figure 5A shows that the level shifter circuit comprises a pulse generator circuit (53) for producing rising edge triggered pulses and falling edge triggered pulses from the pulse width modulated signal and a pair of MOSFET (the p-channel FETs) for receiving the rising edge trigger pulses and the falling edge trigger pulses and transposing those pulses from a high voltage level to a low voltage level.

As to claim 4, Okada's figure 3 shows a high side current reference circuit (R1).

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. These references are cited as interest because they show some circuits analogous to the claimed invention.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 A.M.-5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

QUAN TRA PRIMARY EXAMINER ART UNIT 2816

April 18, 2005